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Incessant downscaling in the metal oxide semiconductor (CMOS) device is facing critical issues such as leakage current, short-channel effects (SCEs) and high power consumption. Tunneling fieldeffect transistors (TFETs) are of interest as an alternative transistor design for future ultralow voltage domain because of their low off-state leakage current (I off ) and low subthreshold slope (SS). Since current are controlled by the band-to-band tunneling (BTBT) mechanism on the source-channel interface, TFETs can achieve subthreshold slope less than 60 mV/decade at room temperature, which allows for a more aggressive reduction of the threshold and supply voltages. [1] [2] [3] [4] However, planar silicon-based TFETs have very low on-state current (I on ) compared to the conventional MOSFETs (typically 3-5 decades) due to poor band-to-band tunneling efficiency, which is a serious drawback in the circuit applications. In order to improve on-state current of TFETs, several techniques have been adopted such as hetrostructures, 3 band-gap engineering, 5 low band-gap and high mobility materials, 6 multiple gate, 7 vertical direction tunneling, 8 extended source, 9 source-pocket doping (p-n-p-n) 10 and ferroelectric gate stack. [11] [12] [13] The integration 14 and scaling issues 15 are biggest challenges for further utilization of conventional perovskite ferroelectrics such as lead zirconium titanate (PbZrTiO 3 ) and strontium bismuth tantalate (SrBi 2 Ta 2 O 9 ). Recently, the ferroelectric behaviour of HfO 2 -based thin films are known. 16 The discovered ferroelectric properties of HfO 2 dielectrics yield the a Electronic mail: saeid.marjani@stu.um.ac.ir. b Electronic mail: ehosseini@um.ac.ir. potential to overcome these limitations 17, 18 renewed the interest in ferroelectric field effect transistors (FeFET). 19, 20 The main advantage the silicon doped hafnium oxide (Si:HfO 2 ) ferroelectric is its full compatibility with the standard CMOS process and improved scaling potential even nanometre range (5-30 nm). 16, 21 The gate stack height of Si:HfO 2 devices can be extremely reduced because of a significantly lower dielectric constant of ∼25 (for conventional perovskite ferroelectrics ∼200-300) and significantly higher coercive field strength of ∼1 MV/cm (for conventional perovskite ferroelectrics ∼50 kV/cm). Therefore, it causes gate stack aspect ratios more suitable for scaling. Although there have been reports on the design and fabrication of ferroelectric PbZrTiO 3 gate stack TFETs, [11] [12] [13] p-n-p-n SOI TFET with the Si:HfO 2 ferroelectric gate stack has not been reported yet.
It is worth mentioning that the negative capacitance (NC) can be understood in terms of simple positive feedback loop, 22 where a simple capacitive (C 0 ) with a feedback loop characterized by a feedback factor (α f ). Therefore, the effective charge (Q) stored in the system for an applied voltage (V ) is given by:
where C eff is the effective capacitance. It becomes negative when the feedback is strong enough such that α f C 0 > 1 that is normally unstable but is effectively stabilized when placed in series with normal capacitors. 23 Therefore, by putting semiconductor (Cs) and insulator (C ins ) capacitors in series with ferroelectric capacitor (C ferro ), the body factor (for the capacitive coupling between the gate and channel) can be expressed based on the equivalent capacitance model of the ferroelectric-insulatorsemiconductor gate stack structure as:
The C ferro is effectively a negative capacitor because the slope of the polarization versus electric field is negative around the origin of coordinates. 23 Therefore, negative capacitance effect of ferroelectric layer is beneficial for body factor that will be less than unity. In this paper, the integration of coupling the Si:HfO 2 ferroelectric is applied to p-n-p-n SOI TFETs in order to further improve the performance. The ferroelectric gate stack results negative capacitance effect which is beneficial for energy band bending and assists in the BTBT probability enhancement and reduction in tunneling barrier width due to the applied gate voltage amplification. Results indicate that it can achieve much steeper subthreshold slope (∼37.7 mV/decade) and around 1 orders of magnitude higher on-state current while maintaining off-state current compared with p-n-p-n SOI TFET.
The cross-sectional views of the conventional and Si:HfO 2 -based metal-ferroelectric-insulatorsemiconductor SOI p-n-p-n tunneling field-effect transistor (MFIS-SOI p-n-p-n TFET) with a poly-Si/TiN/Si:HfO 2 /interface oxide/Si gate stack structure are shown in Fig. 1 . The device parameters for conventional SOI p-n-p-n TFET, used in this study, are similar to that defined in Ref. 24 and are as follows: source doping concentration N A = 1×10 20 cm -3 , drain doping concentration N D = 1×10 18 cm -3 , channel doping concentration N A = 1×10 16 cm -3 , silicon film thickness (t si ) = 15 nm and channel length (L ch ) = 27 nm. The n-type source-pocket doping concentration is 1×10 19 cm -3 with width (W ) of 3 nm in order to remain fully depleted for proper working of p-n-p-n TFET. Titanium nitride (TiN) was used as a gate electrode to reduce gate depletion effect and resistance. [25] [26] [27] The device parameters of MFIS-SOI p-n-p-n TFET are same as given above except that the 30 nm thick Si:HfO 2 served as the ferroelectric layer. The interfacial buffer layer embedded between the silicon film and the ferroelectric layer is SiO 2 with permittivity of ε = 3.9ε 0 , which reduced the effective voltage drop over the ferroelectric layer. The fabrication process steps of such gate stack are similar to that described for fabricated Si:HfO 2 -based FeFET in Ref. 28 . Two-dimensional device simulations are done using the Silvaco ATLAS device simulator. 29 For achieving the high accuracy, the band-to-band tunneling model based on a nonlocal path tunneling approach was used for all simulations. It is worth noting that the nonlocal band-to-band tunneling model is calibrated to the experimentally measured results by tuning the effective electron and hole masses as done in our earlier works. 9, 10, 24 The Auger recombination, band-gap narrowing and Shockley-Read-Hall (SRH) recombination models were also included to describe the recombination, generation and carriers' lifetimes in the highly doped regions. Meanwhile, the concentration and field dependent mobility models and trap-assisted-tunneling models were also used. 10, 24 In order to model the ferroelectric effects, the ferroelectric permittivity model has been implemented and in this way the permittivity used in Poisson's Equation is given the following functional form: 29 
where V th is the threshold voltage and defined here by the constant current method at the point of I DS = 1.5×10 -9 A/µm, I off is defined to be the drain current at onset V GS , while I on is defined at 
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V GS = V off + 1 V and V DS = 1 V. These definitions are used in the rest of this paper. It can be seen that by introducing Si:HfO 2 ferroelectric layer, MFIS SOI p-n-p-n TFETs have a higher on-state current around 1 decade (1.61×10 -6 and 1.05×10 -7 A/µm for MFIS and conventional SOI p-n-p-n TFETs, respectively) while maintaining off-state current, resulting in higher switching state current ratio of ∼7.32×10 11 as compared to conventional SOI p-n-p-n TFETs (6.48×10 10 ). Because the applied gate voltage is effectively amplified by negative capacitance effect of Si:HfO 2 ferroelectric layer with high permittivity, the band bending at the tunneling junction becomes so steep, which significantly reduced the tunneling barrier width. Therefore, the MFIS SOI p-n-p-n TFETs have a higher drain current due to the increased tunneling probability. In addition, smaller SS of 37.7 mV/decade can be achieved in the MFIS SOI p-n-p-n TFET in comparison with that of conventional SOI p-n-p-n TFET (58.5 mV/decade) because of increased effective BTBT probability. In Fig. 2 (b) , a comparison is made between the transconductances (g m ) of the MFIS and conventional SOI p-n-p-n TFETs as a function of the overdrive voltage (V OV ). As seen, the conductance of MFIS SOI p-n-p-n TFET increased by 880% (∼9.8X enhancement) at high V OV compared to that of the conventional SOI p-n-p-n TFETs because it has a higher on-state current. In order to achieve better performance, we optimize the Si:HfO 2 ferroelectric thickness (t ferro ). Five different values of t ferro , as 5, 10, 15, 20, and 25 nm, are used for this purpose. Table I summarize the extracted ferroelectric 16, 21 and device performance parameters of the MFIS SOI p-n-p-n TFET with varying t ferro biased at V DS = 1 V. Because the ferroelectric permittivity of Si:HfO 2 increased by decreasing the ferroelectric thickness, the on-state current and switching state current ratio is appreciably increased. On the other hand, devices with thinner layer of Si:HfO 2 ferroelectric have steeper SS because of higher effective BTBT probability due to steeper band bending at the sourcechannel interface. As can be observed from Table I , the SS values decreased from 37.01 mV/decade to about 23.51 mV/decade as the ferroelectric layer thickness was decreased from 25 nm to 5 nm, respectively. In the optimized condition, the SS decreased by 60%, and the on-state current enhanced by around two orders of magnitude compared to those of the conventional SOI p-n-p-n TFET. The most important advantage of using thinner layer of Si:HfO 2 ferroelectric is the possibility of overcoming the scaling limitations of conventional perovskite ferroelectrics and then it is suitable for ultralow power applications.
In order to investigate whether the Si:HfO 2 ferroelectric effect was present when the feature size of the devices decreased, the performances of the MFIS SOI p-n-p-n TFET with different gate lengths were also examined. Except gate length, all parameters are kept as same in these simulations. The Si:HfO 2 ferroelectric thickness is 5 nm. Figure 3 (a) shows the performance comparison of the on-state and off-state currents as a function of gate length at V DS = 1 V. It is evident that the tunneling from source to drain regions increases as the gate length decreases from 90 to 15 nm, whereas variation in off-state current is the dominant. This can be explained based on the fact short-channel effects such as DIBL and charge sharing play a dominant role as gate length scale down. 2, 4, 31 Therefore, off-state current increases significantly. Figure 3 (b) shows the plot for switching state current ratio and subthreshold slope as a function of different gate length. Since off-state current increases with scaling down of gate length, switching state current ratio decreases and subthreshold slope degrades, as observed in Fig. 3 (b) . 16, 21 and device performance parameters of the MFIS SOI p-n-p-n TFET with different ferroelectric thickness biased at V DS = 1 V. To summarize, using 2D device simulation with calibrated nonlocal band-to-band tunneling model, a SOI p-n-p-n TFET with a Si:HfO 2 ferroelectric gate stack is proposed and analyzed in this paper. The results show that the MFIS SOI p-n-p-n TFET offer important advantages over conventional SOI p-n-p-n TFET in terms of increased on-state current, transconductance and switching state current ratio; and steeper average subthreshold slope. These improved performances are mainly because of the increase in band bending at the tunneling junction induced by the NC effect of Si:HfO 2 ferroelectric layer with high permittivity, which increased the BTBT probability and led to an abrupt switching behavior. The transfer characteristics affected by Si:HfO 2 ferroelectric thickness were also evaluated. By optimizing ferroelectric layer thickness, the SS is decreased by 60% compared to that of the conventional SOI p-n-p-n TFET. In this way, the on-state current and g m is enhanced by two orders of magnitude and ∼56.6X, respectively. The MFIS SOI p-n-p-n TFET is expected to be a suitable candidate to overcome the main challenges of perovskite-type ferroelectrics for the state-of-the-art technology nodes of ultralow power devices. 
